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We present a systematic study of various ways (top gates, local doping, substrate bias) to fabricate and
tune multi-dot structures in silicon nanowire multigate MOSFETs (metal-oxide-semiconductor field-effect
transistors). The carrier concentration profile of the silicon nanowire is a key parameter to control the
formation of tunnel barriers and single-electron islands. It is determined both by the doping profile of the
nanowire and by the voltages applied to the top gates and to the substrate. Local doping is achieved with the
realisation of up to two arsenic implantation steps in combination with gates and nitride spacers acting as a
mask. We compare nominally identical devices with different implantations and different voltages applied to
the substrate, leading to the realisation of both intrinsic and doped coupled dot structures. We demonstrate
devices in which all the tunnel resistances towards the electrodes and between the dots can be independently
tuned with the control top gates wrapping the silicon nanowire.
I. INTRODUCTION
Most of the silicon quantum dots fabricated to date
are either based on uniformly doped1–9 or intrinsic10,11
silicon or Si/SiGe heterostructure12. On the contrary,
silicon MOSFETs (Metal Oxide Semiconductor Field Ef-
fect Transistors) rely on a strong doping gradient between
the body and the highly doped source and drain. In to-
day’s submicrometer transistors, this non-uniform dop-
ing profile is usually realized by two successive steps of
self-aligned ion implantation. This scheme yields a good
trade-off between access resistance and dopant diffusion
into the channel. To achieve this profile, silicon nitride
spacers are formed around the gate. The second implan-
tation step, named Highly Doped Drain (HDD) implan-
tation, is performed after the deposition of these spacers
which act as blanket masks. HDD regions are therefore
shifted away from the channel and this prevents massive
dopants diffusion into the channel. To reduce the access
resistance a first and moderate implantation step, named
Lighly Doped Drain (LDD) implantation, is performed
after etching of the gate but before the deposition of
the spacers. Without LDD implantation the extensions
below the spacers remains intrinsic and their resistance
is fairly high. For narrow geometries, such as silicon-
on-insulator (SOI) nanowire MOSFETs, it can be larger
than the quantum of resistance. This enables to build a
MOS-SET (Metal-Oxide-Semiconductor Single Electron
Transistor) exhibiting Coulomb blockade oscillations at
low temperature13.
In this work we demonstrate that LDD implantation
is the crucial parameter which controls the crossover be-
tween nanowire MOSFETs and MOS-SETs in single gate
devices (section III). We use LDD implantation together
with multigate designs to build compact and fully tun-
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able highly doped quantum dots systems (section IV).
In addition we compare the effect of LDD with a sub-
strate bias14, which is another control parameter for sil-
icon SETs (section V).
The fabrication of single and coupled (section VI)
highly doped Silicon SETs extends our previous work,
which was limited to the fabrication of intrinsic single
or coupled MOS-SETs. Intrinsic coupled MOS-SETs can
indeed be obtained without LDD15 or by using two layers
of gates, an upper and several top gates10,16. Neverthe-
less the possibility to create doped MOS-SETs and to
combine them with intrinsic MOS-SETs has extra ad-
vantages. First highly doped SETs with a large density
of carriers (over 8 × 1018 cm−3) have a metallic-like be-
haviour, the Thomas-Fermi length being comparable to
inter-dopant distance. This enables strong screening of
the disorder potential, without the need of strong elec-
tric fields applied by gates. Doped SETs also present
sharp and fixed confinement potential. Moreover local
implantation is particularly attractive in view of the sin-
gle dopant limit17–23. By adapting the dose in stan-
dard CMOS implantation one can get on average one
dopant per device. A first step toward this goal has been
achieved recently24 in similar devices. At this limit there
are striking differences between the confinement poten-
tial created by a single ionized donor and a transverse
electric field22.
Finally, the coupled silicon dots presented here use
only SOI MOSFET standard technology, whereas pre-
viously reported devices use hybrid metallic and silicon
SETs25–27 or unconventional gate stack10,16. In addition
2D electron gases were used for source and drain instead
of bulk low resistive HDD contacts.
II. SAMPLES
Our samples are produced on 200mm silicon-on-
insulator (SOI) wafers in a CMOS platform. Thousands
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FIG. 1. (a) TEM cross-view of a typical triple gate sample before spacer deposition. The gate length is 40 nm and the spacing
between gates is 40 nm. (b) SEM top-view of a typical double gate sample after spacers (in green) are formed all around
the gates (in red). The silicon nanowire (in blue) is completely covered from source to drain. (c,d,e,i) Schematic cross-views
of different kinds of two-gate samples. The doping of the silicon nanowire is indicated with grey levels. V < 0 indicates
depletion gates used to create tunnel barriers. V > 0 indicates gates used to accumulate electrons. (c) A-type: without LDD
implantation. (d) B-type: with LDD implantation. (e) C-type: with small spacers. (f,g,h) Longitudinal band structures and
equivalent single-electron circuits corresponding to (c), (d) and (e) when no voltage is applied on the substrate. (f) A double
dot is created by accumulation of carriers below the two gates (see Ref. 15). (g) A dot is created by implantation of Arsenic
dopants between the gates. Its coupling to the electrodes is tuned by the two top gates. (h) A triple dot is created15 both by
accumulation of carriers below the gates and implantation of arsenic dopants between them. (i) Alternative design with two
levels of gates10,11 (an upper and two top gates) and no implantation of the silicon nanowire.
3sample number of gates Lg (nm) W (nm) TSi (nm) Lgg (nm) spacers length (nm) LDD type
1
2
60 60 20 40 40 No A
2 60 60 20 40 40 Yes B
3 50 60 20 50 40 No A
4 50 60 20 50 40 Yes B
5 50 60 20 50 40 No A
6 40 100 25 50 15 No C
7 3 40 60 20 50 40 Yes B
TABLE I. Properties of the samples compared in the article. The spacer length and whether LDD is performed determine the
sample type. Samples {1, 2} and {3, 4, 5} are nominally identical apart from LDD implantation.
of samples have been built and measured. All devices
cooled down to 4.2K behave as single-electron devices
and nominally identical devices behave the same way
with respect to charging energy and Coulomb block-
ade oscillations periods. A 200 to 500nm long, 20 nm
thick and 60 to 100nm wide silicon nanowire is made by
electron-beam lithography and reactive ion etching and
covered by two or three Lg = 40–60nm long polysilicon
gates which are isolated from silicon by 5 nm thick SiO2
gate oxide (Fig. 1a and Fig. 1b). The spacing between
gates is Lgg = 40 or 50 nm. 15 nm or 40 nm thick sili-
con nitride spacers are formed on both sides of the gates.
LDD doping is optionally performed after gate and before
spacer formation. Without LDD the samples are those
already presented in Ref. 15. The LDD implantation dose
is 5 × 1013 As.cm−2. This corresponds to a doping level
of the SOI of 2 × 1019 cm−3 (estimation made using the
Crystal TRIM simulator). The number of As atoms im-
planted in the central region between the gates is approx-
imately 103 (≈ 2× 1019 cm−3 × 40 nm× 60 nm× 20 nm).
HDD implantation is performed after spacer deposition
using a dose of 2 × 1015 As.cm−2, giving an As concen-
tration larger than 1020 cm−3. The silicon nanowire lies
on the 145nm thick buried oxide layer of the SOI wafer.
A voltage can be applied to the silicon substrate, thus
acting as a backgate.
Fig. 1 shows the different systems compared in this ar-
ticle. They are depicted with two gates, while an exten-
sion to three-gate devices is considered at the end of the
article. On Fig. 1c the nanowire is covered from source
to drain by either the gates or the spacers (A-type sam-
ples). As a result it is undoped. At low temperature, as
far as no substrate bias is applied, intrinsic quantum dots
are formed below the gates by locally attracting electrons
with positive gate voltages13,15. On Fig. 1d LDD dop-
ing has been done before the spacers deposition (B-type
samples). In this case the regions below the gates act as
tunable tunnel barriers and electrons can be confined be-
tween two gates, forming a doped quantum dot. The con-
ductance of these tunable tunnel barriers is controlled by
field effect and is nonzero for gate voltages above thresh-
old. Fig. 1e describes samples with small spacers (15
nm) without LDD (C-type samples), which form three
dots when no voltage is applied on the substrate15. Ta-
ble I describes the samples of each type (A, B and C)
which are presented in the article. Fig. 1i depicts sam-
ples used in Ref. 10 and 11 to build coupled dots in an
intrinsic layer of silicon with the help of one large upper
gate to attract electrons and two local top gates to create
barriers.
III. EFFECT OF THE DOPING PROFILE ON
ELECTRON CONFINEMENT
In this part we compare A- and B-type samples with
no substrate bias applied. In A-type samples, without
LDD implantation, the undoped regions below the spac-
ers become insulating at low temperature, resulting in the
formation of a dot below the gate13,15. In contrast con-
finement of carriers in the channel does not occur when
the access regions are doped (B-type). This can be seen
on Fig. 2 where the linear conductance of 2 two-gate sam-
ples, with and without LDD, is shown as a function of
Vg1. Apart from LDD doping, these two samples are
nominally identical. Vg2 is kept at a large positive value
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FIG. 2. Drain-source conductance of two double gate samples
versus Vg1 at room temperature and 4.2K. Vg2 = 1.2V, thus
conductance is determined by the region below gate 1. Blue
curves: sample 1 (type A). Regular CBO are observed at 4.2K
due to the formation of a dot below gate 1 and tunneling
of electrons through the undoped nanowires located below
the spacers13,15. Red curves: sample 2 (type B). No CBO is
observed. Inset: detail at 4.2K in linear scale.
4(1.2V) so that the conductance is controlled only by Vg1,
the channel below gate 2 acting as a smaller, negligible
and constant series resistance. When the access regions
are undoped clear and regular Coulomb blockade oscilla-
tions (CBO) are observed at 4.2K, i.e. a single-electron
box is formed below gate 1. The period of these oscilla-
tions does not depend on the gate voltage and is 5mV,
in agreement with what is expected for a MOS-SET with
Lg = W = 60nm, i.e. ∆Vg =
e
Cg
where Cg is the gate-
channel overlap geometrical capacitance13,15. Only ape-
riodic structure is observed after LDD doping. Note that
CBO are better seen just above threshold voltage be-
cause the tunnel barriers are progressively lifted when
gate voltage Vg1 is increased. The threshold voltage is
close to -0.15V, the predicted value for an undoped Fully
Depleted SOI MOSFET28:
Vth = −
Eg
2
+
kBT
e
ln
(
CoxkBT
e2niTSi
)
where Eg is the band gap of silicon, ni the intrinsic
density of carriers, TSi the SOI thickness and Cox the
gate oxide capacitance. In both cases the aperiodic con-
ductance fluctuation observed at low temperature, either
modulated by CBO or not, is sample-specific and is due
to the static disorder in the silicon nanowire below the
spacers21. This disorder is not screened because of the
low density of carriers in these regions.
The impact of LDD is also observed at room temper-
ature. The ON-state conductance is higher with LDD
doping, which proves that access resistances are lower in
that case. We note that the conductance remains below
e2/h in undoped samples, which is necessary to observe
Coulomb blockade. LDD prevents confinement of car-
riers below a gate because it increases the access con-
ductance above e2/h. The sub-threshold slopes are also
different. It is degraded in the case of LDD doping be-
cause the dopants diffuse below the gate, reducing the
electrical gate length.
IV. DOPED SINGLE DOT OBTAINED BY LDD
IMPLANTATION
When Vg2 is decreased to a value close to Vg1, A-type
samples behave as double dot systems. Indeed a dot is
formed below each gate whereas the undoped central re-
gion acts as a tunnel barrier (see our previous work15).
Fig. 3a shows the corresponding hexagons and triple
points close to the onset of current on both gates, at pos-
itive Vg1 and Vg2. The honeycomb diagram is barely visi-
ble because first it is recorded at 4.2K (Data measured at
1K are shown in Ref. 15 on similar samples) and second,
cotunneling is large. Indeed cotunneling lines are very
sensitive to the interdot barrier transparency which can
be large, sample specific, and not efficiently controlled
by the two gates which do not directly cover the central
region of the nanowire. In strong contrast CBO oscilla-
tions are observed in samples with LDD (B-type). They
appear as periodic antidiagonal lines on Fig. 3b where
conductance is plotted as a function of Vg1 and Vg2. It
means that a single dot is formed when both gate volt-
ages Vg1 and Vg2 are close to their respective threshold.
The period of these oscillations is approx. 10mV both
for Vg1 and Vg2. Nearly equal periods means that the
Coulomb island sits between the gates. This gives a cou-
pling capacitance between this central dot and each gate
of 16 aF, in good agreement with an estimation based on
the geometry. This capacitance is smaller than that be-
tween a MOS-SET and its covering gate (like in A-type
samples), of about 40 aF15. These oscillations are reg-
ular right from the onset of the current. This reflects
the fact that the Coulomb island is LDD doped and con-
tains a high density of electrons whatever Vg1 or Vg2, the
one-particle mean level spacing being thus negligible.
The Coulomb island exists only if the conductance of
the nanowire below each gate is small enough to confine
electrons. Increasing one gate voltage (for instance Vg2
in Fig. 2) suppresses the CBO. This is expected because
the charge is not a good quantum number as soon as one
of the two barriers has a conductance close to or above
e2/h. Fig. 4 shows how the CBO evolve with the in-
crease of conductance of barrier 2. At Vg2 = −700mV
barrier 2 is more resistive than 1 and dominates the total
conductance, leading to constant-height oscillations. At
Vg2 = −550mV modulation of peak height arises from
the dependence of the barrier 1 transparency with Vg1.
The contrast of CBO is progressively reduced as the in-
creased coupling to electrode 2 decreases the charging
energy and favors co-tunneling (Vg2 = −150mV). At
Vg2 = 250mV only the aperiodic pattern, similar to that
shown on Fig. 2, remains. The possibility to tune sepa-
rately each tunnel barrier confirms our description of a
dot sitting between the gates (Fig. 1c).
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FIG. 3. Color plot of the drain-source conductance versus
Vg1 and Vg2 at 4.2K for two nominally identical double gate
samples. (a) Sample 3 (type A). Hexagons (barely seen at
4.2K, see also Ref. 15) are observed above threshold. (b)
Sample 4 (type B). CBO are periodic in (Vg1+Vg2). Period of
CBO is 10mV±1mV and does not depend on gate voltages as
expected for a strongly doped electron island located between
the gates. The onset of the current is at negative gate voltages
because of the shortening of the electrical gate length due to
dopant diffusion.
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FIG. 4. Drain-source conductance versus Vg1 at various Vg2
at 4.2K for sample 4. Vg2 = −700mV (light blue), -550mV
(dark blue), -150mV (violet), 250mV (red). For low Vg2 the
current is limited mainly by barrier 2 tunnel conductance. At
large Vg2 CBO are suppressed by strong coupling to the drain
through barrier 2. The enveloping structure is due to gate
modulation of the tunneling transmission under gate 1. The
shift towards positive Vg1 with decreasing Vg2 due to the cross
talking between gates has been substracted.
V. SILICON DOTS OBTAINED BY BIASING THE
SILICON SUBSTRATE
Both tunable intrinsic and doped silicon quantum dots
can altenatively be formed by biasing the substrate with-
out LDD doping. A single intrinsic dot is obtained in
A-type samples. By applying a strong positive substrate
bias (typically a few tens of volts) carriers are attracted
from source and drain in the intrinsic silicon. This is
the electrostatic analogue of the LDD chemical doping.
Then strong negative voltages on Vg1 and Vg2 are needed
to locally deplete the nanowire, in order to create a cen-
tral dot isolated from the contacts. As in Ref. 10, a fully
tunable intrinsic silicon quantum dot is made. The CBO
recorded at 4.2K are plotted on Fig. 5a. They are simi-
lar to the CBO observed in Fig. 3b, except for the period
in both Vg1 and Vg2 which is larger (approx. 18mV in-
stead of 10mV), possibly indicating that the extension of
the dot along the nanowire is smaller when confinement
arises from electrostatics instead of doping modulation.
If small spacers are used (C-type samples), the doped
central region acts as a single-electron box in series with
the two MOS-SETs formed below the gates15. By bias-
ing the substrate with a strong positive voltage, these
two dots no longer exist because the access regions be-
low the nitride spacers are made highly conductive. A
tunable doped quantum dot is therefore obtained. As in
the intrinsic version explained just before, the HDD im-
planted central dot is isolated from the source and drain
by balancing the positive backgate voltage with negative
top gate voltages. The resulting CBO are shown at 4.2K
on Fig. 5b. The CBO are regular in gate voltage, like in
Fig. 5a and Fig. 3b. The smaller period i.e. larger dot-
gate capacitance can be explained by the 100nm width
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FIG. 5. Color plot of the drain-source conductance versus Vg1
and Vg2 at 4.2K for two samples without LDD. A strong pos-
itive voltage is applied on the substrate. (a) Sample 5 with
large spacers (type A), VB = 20V. The positive substrate
bias increases the conductance of the intrinsic silicon as LDD
doping does for B-type samples. At negative Vg1 and Vg2 a
single dot and tunnel barriers separating it from source and
drain are created. (b) Sample 6 with small spacers (type C),
VB = 12.64V. In both cases CBO are periodic in (Vg1 +Vg2).
The period of CBO is approx. twice as large in (a) than in
(b) due to different sample width. The concentration of elec-
trons in the central dot either by chemical (b) or electrostatic
doping (a) is large. Thus the period of CBO is independent
on gate voltages. Conductance is higher in (a) because it is
measured well above threshold whereas in (b) it is measured
just above threshold.
of this sample instead of W = 60nm for the others .
There is no qualitative difference between the single
intrinsic dot obtained by biasing the susbtrate and the
single doped dots obtained both with LDD or HDD im-
plantation between gates. This is due to the fact that
chemical doping by implantation or electrostatic doping
by gates are both large in our samples. LDD or HDD im-
plantations induce high dopant and therefore high carrier
concentration in our dots. In comparison the measured
capacitance to substrate is approx. 20 times smaller than
the capacitance to each top gate, such that a typical ap-
plied substrate bias of +10V induces a surface carrier
concentration of approx. 2 1012 cm−2. The number of car-
riers is large even if the surface of our dots is very small
(of the order of a few 1000nm2) and quantum confiment
effects which are very different for doped or intrinsic dots
at small number of electrons are very small as compared
to classical charging effects at these concentrations.
VI. TUNABLE IMPLANTED COUPLED DOTS
The technique of forming a single dot by implanta-
tion between top gates can easily be extended to create
coupled dots. Samples with three gates (See Fig. 1) be-
have as double quantum dots with tunable inter-dot cou-
pling. Two dots can be created independently, one be-
tween gates 1 and 3, the other between gates 2 and 3. For
the sample shown on Fig. 6 the three gates are smaller
than in previous samples. Their length is 40 nm, as can
be seen on Fig. 1. Moreover the two external gates par-
tially cover the silicon nanowire, therefore greater nega-
6tive gate voltages Vg1 and Vg2 have to be applied to form
tunnel barriers. Increasing Vg3 on the central gate per-
mits to increase the coupling between the two dots. Fig. 6
shows the evolution from two Coulomb islands with neg-
ligible capacitive coupling to a system with strong tunnel
coupling16. The two dots eventually merge into a single
larger dot spreading from gate 1 to gate 2 when the in-
terdot tunnel conductance approaches e2/h29. Contrar-
ily to our double dot system obtained in undoped A-type
samples, this structure enables to tune independantly the
coupling between dots and their occupation.
As for single dots there is no qualitative difference
between intrinsic and doped coupled dots, at least at
the studied carrier concentration (For undoped A-type
dots, the electron concentration is over 1012 cm−2 when
both gate voltages are above the threshold). Our cou-
pled As-implanted quantum dots have approximately
the same size than their intrinsic silicon analogue10,15.
The larger gate capacitances measured here (for exam-
ple Cg3 = 24.2 aF between the merged island and central
gate 3 instead of CLGC = 6.7 aF in Ref. 10) reflect the
smaller gate oxide thickness chosen in our case (5 nm in-
stead of 30 nm). As in Ref. 10 our silicon dots can be
treated within the orthodox theory where quantum con-
finement effects are negligible. Therefore no difference
is expected between doped and intrinsic dots. Quantum
confinement effects are reported in Ref. 16 but at much
lower temperature and lower carrier concentration.
VII. CONCLUSION
In conclusion we have made fully tunable coupled sil-
icon quantum dots by local implantation of As in a sili-
con nanowire. We have shown that combination of LDD
and HDD implantations with various self-aligned spacer
lengths can be used to make versatile, very compact and
tunable intrinsic or highly doped silicon quantum dots.
Local chemical doping borrowed from CMOS technology
gives compact silicon dots with a high carrier number and
excellent field-effect control of the tunnel barriers. The
tunnel resistance of the barriers as well as the interdot
coupling are fully controllable by top gates. These de-
vices can become the building blocks of electron pumps,
single electron adiabatic shuttle30 and, if scaled properly,
silicon quantum bits31.
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